


**CACHE MEMORY ARCHITECTURE AND ASSOCIATED  
MICROPROCESSOR DESIGN**

*Taylor, et. al.,*

*Appl. No.: UNKNOWN Atty Docket: DATUMTE.015A*



**Figure 1.**

CACHE MEMORY ARCHITECTURE AND ASSOCIATED  
MICROPROCESSOR DESIGN

Taylor, et. al.,

Appl. No.: UNKNOWN Atty Docket: DATUMTE.015A





Figure 2.



**Figure 3.**




Figure 4.




Figure 5.

*Taylor, et. al.,*




**Figure 6.**

## MICROPROCESSOR DESIGN

Appl. No.: UNKNOWN Atty Docket: DATUMTE.015A

7. 6. 11






Fig. 8